In a digital clock application, the basic frequency must be divided do – McqOptions

MCQOPTIONS

1.	In a digital clock application, the basic frequency must be divided down to:
A.	1 Hz.
B.	60 Hz.
C.	100 Hz.
D.	1000 Hz.
Answer» B. 60 Hz.

Discussion

No Comment Found

Related MCQs

<p>How many gates would be required to implement the following Boolean expression after simplification? XY + X(X + Z) + Y(X + Z)</p>
<p>What is the primary motivation for using Boolean algebra to simplify logic expressions?</p>
<p>An AND gate with schematic "bubbles" on its inputs performs the same function as a(n)________ gate.</p>
<p>Applying DeMorgan's theorem to the expression <img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_00600.gif">, we get ________.</p>
<p>Applying DeMorgan's theorem to the expression <img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_00500.gif">, we get ________.</p>
<p>Which of the following is an important feature of the sum-of-products (SOP) form of expression?</p>
<p></p><p>Mapping the SOP expression <img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_02302.gif">, we get ________.</p> <p><img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_02300u.gif"></p>
<p></p><p>Derive the Boolean expression for the logic circuit shown below:</p> <p><img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_00800.gif"></p>
<p></p><p>Which is the correct logic function for this PAL diagram?</p> <p><img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_02500.gif"></p>
<p>For the SOP expression <img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_02000.gif">, how many 0s are in the truth table's output column?</p>