In a 74164 8-bit shift register, in order for the parallel data output – McqOptions

MCQOPTIONS

1.	In a 74164 8-bit shift register, in order for the parallel data output to be synchronously loaded on the negative clock edge, the parallel enable input is LOW.
A.	True
B.	False
Answer» C.

Discussion

No Comment Found

Related MCQs

<p>How many gates would be required to implement the following Boolean expression after simplification? XY + X(X + Z) + Y(X + Z)</p>
<p>What is the primary motivation for using Boolean algebra to simplify logic expressions?</p>
<p>An AND gate with schematic "bubbles" on its inputs performs the same function as a(n)________ gate.</p>
<p>Applying DeMorgan's theorem to the expression <img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_00600.gif">, we get ________.</p>
<p>Applying DeMorgan's theorem to the expression <img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_00500.gif">, we get ________.</p>
<p>Which of the following is an important feature of the sum-of-products (SOP) form of expression?</p>
<p></p><p>Mapping the SOP expression <img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_02302.gif">, we get ________.</p> <p><img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_02300u.gif"></p>
<p></p><p>Derive the Boolean expression for the logic circuit shown below:</p> <p><img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_00800.gif"></p>
<p></p><p>Which is the correct logic function for this PAL diagram?</p> <p><img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_02500.gif"></p>
<p>For the SOP expression <img src="/_files/images/digital-electronics/digital-fundamentals/mcq4_02000.gif">, how many 0s are in the truth table's output column?</p>