For a 4-bit parallel adder, if the carry-in is connected to a logical HIGH, the result is:

• A. the same as if the carry-in is tied LOW since the least significant carry-in is ignored.
• B. that carry-out will always be HIGH.
• C. a one will be added to the final result.
• D. the carry-out is ignored.