Memory access in RISC architecture is limited to instructions

• A. CALL and RET
• B. PUSH and POP
• C. MOV and JMP
• D. STA and LDA