Match List I with List IIList IList II(A) Handshaking(I) I/O interface informs the CPU that device is ready for transfer(B) Programmed I/O(II) requires two control signals working in opposite directions(C) Interrupt-initiated I/O(III) has local memory & control large set of I/O devices.(D) I/O processor(IV) require CPU to check the I/O flag & perform transfer Choose the correct answer from the options given below:

Match List I with List IIList IList II(A) Handshaking(I) I/O interface

1.	Match List I with List IIList IList II(A) Handshaking(I) I/O interface informs the CPU that device is ready for transfer(B) Programmed I/O(II) requires two control signals working in opposite directions(C) Interrupt-initiated I/O(III) has local memory & control large set of I/O devices.(D) I/O processor(IV) require CPU to check the I/O flag & perform transfer Choose the correct answer from the options given below:
A.	A - I, B - II, C - 10, D - IV
B.	A - II, B - IV, C - III, D - I
C.	A - II, B - IV, C - I, D - III
D.	A - IV, B - III, C - II, D - I
Answer» D. A - IV, B - III, C - II, D - I

Discussion

No Comment Found

Related MCQs

Match List I with List IIList IList II(A) Handshaking(I) I/O interface informs the CPU that device is ready for transfer(B) Programmed I/O(II) requires two control signals working in opposite directions(C) Interrupt-initiated I/O(III) has local memory & control large set of I/O devices.(D) I/O processor(IV) require CPU to check the I/O flag & perform transfer Choose the correct answer from the options given below:
Arrange the following addresses in ascending order of their priorityA. Address for divide error is 0000HB. Address for one - byte interrupt instruction, INT is 000CHC. Address for overflow, INTO instruction is 0010HD. Address for single step trap - TF must be set is 0004HE. Address for non maskable interrupt is 0008HChoose the correct answer from the options given below:
On which one of the following output devices is hard to copy often displayed?
An interface that provides I/o transfer of data directly to and from the memory unit and the peripheral is termed as _____
During DMA transfer, DMA controller transfers data ______.
Hardware mechanism that enables a device to notify the CPU is called:
Consider the following statements:Arithmetic Logic Unit (ALU)1. Performs arithmetic operations2. Performs comparisons.3. Communicates with I/O devices4. Keeps watch on the systemWhich of these statements are correct?
For long distance communication which of the following data transfer technique is used?
A computer has only one processor which is known as:
In 8086, example for non maskable interrupts is:

Discussion

No Comment Found

Related MCQs

Reply to Comment