In VHDL, local signals are declared in the VARIABLE section, which is placed between the SUBDESIGN section and the logic section.

• A. True
• B. False