In VHDL, each instance of a component is given a name followed by a semicolon and the name of the library primitive.

In VHDL, each instance of a component is given a name followed by a se

1.	In VHDL, each instance of a component is given a name followed by a semicolon and the name of the library primitive.
A.	True
B.	False
Answer» C.