In VHDL, data can be each of the following types except ________.

• A. BIT
• B. BIT_VECTOR
• C. STD_LOGIC
• D. STD_VECTOR