In shared bus architecture, the required processor(s) to perform a bus cycle, for fetching data or instructions is

• A. . one processor
• B. . two processor
• C. . multi-processor
• D. . none of the above