MCQOPTIONS
Home
About Us
Contact Us
Bookmark
Saved Bookmarks
Testing Subject
General Aptitude
Logical and Verbal Reasoning
English Skills Ability
Technical Programming
Current Affairs
General Knowledge
Finance & Accounting
GATE (Mechanical Engineering)
Chemical Engineering
→
Digital Circuits
→
Number System
→
In D flip-flop, if clock input is LOW, the D input
1.
In D flip-flop, if clock input is LOW, the D input
A.
Goes high
B.
Has no effect
C.
Goes low
D.
None of the Mentioned
Answer» B. Has no effect
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
The characteristic equation of D-flip-flop implies that ___________
Why do the D flip-flops receive its designation or nomenclature as ‘Data Flip-flops’?
A D flip-flop utilizing a PGT clock is in the CLEAR state. Which of the following input actions will cause it to change states?
With regard to a D latch ________
Which statement describes the BEST operation of a negative-edge-triggered D flip-flop?
In D flip-flop, if clock input is HIGH & D=1, then output is ___________
In D flip-flop, if clock input is LOW, the D input ___________
In D flip-flop, D stands for _____________
WITH_REGARD_TO_A_D_LATCH,_________?$
Which of the following describes the operation of a positive edge-triggered D flip-flop?$
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply
Your experience on this site will be improved by allowing cookies. Read
Cookie Policy
Reject
Allow cookies