1.

In a NAND based S’-R’ latch, if S’=1 & R’=1 then the state of the latch is:$

A. No change
B. Set
C. Reset
D. Forbidden
Answer» B. Set


Discussion

No Comment Found