In a 3-phase rectifier circuit, thyristor number 1, 2 and 3 are connected respectively to R, Y, and B phases of the star connected transformer secondary. When the current is being commutated from thyristor No. 1 to No. 2 the effect of the transformer leakage and the a.c. system inductance will be such that it will

Double the voltage o/p through a commutation transient

Prolong the conduction in No. 1 at the scheduled time but delay the turn ON of No. 2 correspondingly

Stop the conduction in No. 1 at the scheduled time but delay the turn-ON of No. 2

Produce conduction in both No. 1 and No. 2 in parallel for an overlapping period through a transient

In a 3-phase rectifier circuit, thyristor number 1, 2 and 3 are connec

1.	In a 3-phase rectifier circuit, thyristor number 1, 2 and 3 are connected respectively to R, Y, and B phases of the star connected transformer secondary. When the current is being commutated from thyristor No. 1 to No. 2 the effect of the transformer leakage and the a.c. system inductance will be such that it will
A.	Prolong the conduction in No. 1 at the scheduled time but delay the turn ON of No. 2 correspondingly
B.	Stop the conduction in No. 1 at the scheduled time but delay the turn-ON of No. 2
C.	Produce conduction in both No. 1 and No. 2 in parallel for an overlapping period through a transient
D.	Double the voltage o/p through a commutation transient
Answer» D. Double the voltage o/p through a commutation transient

Discussion

No Comment Found

Related MCQs

In given fig., zero centre and ideal PMMC voltmeters M1 and M2 will read:
In given fig. capacitor C is initially charged with voltage V0 with upper plate positive. Switch S is closed at t = 0. At t = 0+, VC and i are respectively:
The speed and torque of induction motors can be varied by which of the following means: 1. Stator voltage control 2. Rotor voltage control 3. Frequency control
MOS controlled thyristors have: 1. Low forward voltage drop during conduction 2. Fast turn-on and turn-off time 3. Low switching losses 4. High reverse voltage blocking capability 5. Low gate input impedance Which are correct?
For a sinusoidal input voltage Vs = Vm sin t = 2 Vs sin t If the input voltage is connected to load for n cycles and is disconnected for m cycles, the rms output voltage is given by V0 = Vs K Where k is duty cycle which is given by:
In given fig., if C = 8 F and L = 0 2 mH, the peak current handled by diode is
In given fig., V1, V2 and V3 are zero centre PMMC voltmeters. The circuit is initially relaxed. Switch S is closed at t = 0. In steady state, readings of voltmeters V1, V2 and V3 are respectively:
Consider the following statements: The overlap angle of a phase controlled converter would increase on increasing the 1. Supply voltage 2. Supply frequency 3. Load current 4. Source inductance Of these statements which are correct:
For thyristor, pulse triggering is preferred to d.c. triggering because 1. Gate dissipation is low 2. Pulse system is simpler 3. Trigging signal is required for a very short duration
Consider the following statements about SCR 1. For Normal SCR, Turn-on time is more than turn off time 2. A forward voltage can be applied to an SCR after its gate recovery time 3. Static V I characteristics of an SCR with different Gate drives applied to the Gate are indicated by Vg2 > Vg1 > Vg0

Discussion

No Comment Found

Related MCQs

Reply to Comment