

MCQOPTIONS
Saved Bookmarks
1. |
How instructions and data are accessed to pipeline stages of 80486 processor? |
A. | Through internal unified cache |
B. | Through external unified cache |
C. | Through external cache |
D. | Through multiple caches |
Answer» B. Through external unified cache | |