For NOR circuit SR flip flop the not allowed condition is.... – McqOptions

MCQOPTIONS

1.	For NOR circuit SR flip flop the not allowed condition is....
A.	S=0, R=0
B.	S=0, R=1
C.	S=1, R=1
D.	S=1, R=0
Answer» D. S=1, R=0

Discussion

No Comment Found

Related MCQs

(1(10101)2 is_______________?
In figure, R = 20KΩ and C = 75 pF. The converter clock frequency will be
figure shows three pulse train inputs to a 3-input OR gate. Assuming positive logic, the output pulse rate train in figure (b) would be
figure shows three pulse train inputs to a 3-input AND gate. Assuming positive logic, the output signal obtained in figure would be
For a D/A converter, inputs and outputs are given. The output corresponding to digital input 01000
Assume that only x and y logic inputs are available. What is the minimum number of 2-input NAND gates required to implement x ⊕ y?
In a digital system, the maximum clock frequency that can be used with Master/Slave Clocked flip-flops having total propagation delay of 200 μsec is
The ASCII code is for information interchange by a binary code for
The PC contains 0450 H and SP contains 08D 6 H. What will be content of P and SP following a CALL to subroutine at location 02 AFH?
What is the memory word size of 8085 μp?