1.

Assume that only x and y logic inputs are available. What is the minimum number of 2-input NAND gates required to implement x ⊕ y?

A. 2
B. 3
C. 4
D. 5
Answer» D. 5


Discussion

No Comment Found