For a given sample-and-hold circuit, if the value of the hold capacito – McqOptions

MCQOPTIONS

1.	For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then
A.	droop rate decreases and acquisition time decreases
B.	droop rate decreases and acquisition time increases
C.	droop rate increases and acquisition time decreases
D.	droop rate increases and acquisition time increases
Answer» C. droop rate increases and acquisition time decreases

Discussion

No Comment Found

Related MCQs

In DM, By increasing Δ, reduces the overload distortion but increases the granular noise, and vice versa.
The slope-overload distortion is avoided, if which of the following conditions satisfy?
The crosshatched areas gives two types of Quantization error in DM, they are?
If the interpolation factor is I = 256, the A/D converter output can be obtained by averaging successive non-overlapping blocks of 128 bits.
The noise power σn2 can be reduced by increasing the sampling rate to spread the quantization noise power over a larger frequency band (-Fs/2, Fs/2).
In the practical A/D converters, what are the distortions and time-related degradations occur during the conversion process?
The S/H is a digitally controlled analog circuit that tracks the analog input signal during the sample mode and then holds it fixed during the hold mode to the instantaneous value of the signal at the time the system is switched from the sample to the hold mode.
For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then
Figure shows 4 block diagram of a system to recover a sampled signal shown as input.Blocks A and B can be respectively :
A good Sample and Hold circuit should have1. High input impedance2. High output impedance3. Low input impedance 4. Low output impedance