Consider the following circuit with initial state Q0 = Q1 = 0. The D Flip-flops are positive edged triggered and have set up times 20 nanosecond and hold times 0. Also, consider the following timing diagrams of X and C; the clock period of C

• A. a
• B. b
• C. c
• D. d