An OR gate can be imagined as

• A. Switches connected in series
• B. Switches connected in parallel
• C. MOS transistors connected in series
• D. None of these