After each circuit in a subsection of a VHDL program has been ________, they can be combined and the subsection can be tested.

• A. designed
• B. tested
• C. engineered
• D. produced