After compiling VHDL code with any EDA tool, we get __________

• A. Final device
• B. FPGA
• C. Optimized netlist
• D. Netlist