MCQOPTIONS
Saved Bookmarks
| 1. |
A 4-bit PISO shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse. |
| A. | right, one |
| B. | right, two |
| C. | left, one |
| D. | left, three |
| Answer» B. right, two | |