When the output of a tri-state shift register is disabled, the output level is placed in a:

• A. float state
• B. LOW state
• C. high impedance state
• D. float state and a high impedance state