MCQOPTIONS
Saved Bookmarks
MCQOPTIONS
This section includes 4 Mcqs, each offering curated multiple-choice questions to sharpen your Microprocessors knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
The Instruction Translation Lookaside Buffer(ITLB) is present in |
| A. | trace cache |
| B. | instruction decoder |
| C. | logical processors |
| D. | all of the mentioned |
| Answer» D. all of the mentioned | |
| 2. |
If there is a trace cache miss, then the instruction bytes are required to be fetched from the |
| A. | instruction decoder |
| B. | Level2 cache |
| C. | execution module |
| D. | none of the mentioned |
| Answer» C. execution module | |
| 3. |
Each logical processor has |
| A. | one 64-byte streaming buffer |
| B. | one 32-byte streaming buffer |
| C. | two 64-byte streaming buffers |
| D. | two 32-byte streaming buffers |
| Answer» D. two 32-byte streaming buffers | |
| 4. |
If the logical processors want to execute complex IA-32 instructions simultaneously then the number of microcode instruction pointers required is |
| A. | 1 |
| B. | 2 |
| C. | 3 |
| D. | 4 |
| Answer» C. 3 | |