MCQOPTIONS
Saved Bookmarks
MCQOPTIONS
This section includes 32 Mcqs, each offering curated multiple-choice questions to sharpen your Uncategorized topics knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
A microprogram written as string of 0 s and 1 s is a |
| A. | . symbolic microinstruction |
| B. | . binary microinstruction |
| C. | . symbolic microprogram |
| D. | . binary microprogram |
| Answer» E. | |
| 2. |
Data hazards occur when |
| A. | . greater performance loss |
| B. | . pipeline changes the order of read/write access to operands |
| C. | . some functional unit is not fully pipelined |
| D. | . machine size is limited |
| Answer» C. . some functional unit is not fully pipelined | |
| 3. |
A microprogram written as string of 0 s and 1 s is a . |
| A. | . symbolic microinstruction |
| B. | . binary microinstruction |
| C. | . symbolic microinstruction |
| D. | . binary microprogram |
| Answer» E. | |
| 4. |
the next instruction is located? |
| A. | . memory address register |
| B. | . memory data register |
| C. | . instruction register |
| D. | . program register |
| Answer» E. | |
| 5. |
If memory access takes 20 ns with cache and 110 ns with out it, then the ratio (cache uses a 10 ns memory) is |
| A. | 93% |
| B. | 90% |
| C. | 88% |
| D. | 87% |
| Answer» C. 88% | |
| 6. |
PC Program Counter is also called . |
| A. | . instruction pointer |
| B. | . memory pointer |
| C. | . data counter |
| D. | . file pointer |
| Answer» B. . memory pointer | |
| 7. |
The multiplicand register & multiplier register of a hardware circuit implementing booth s algorithm have (11101) & (1100). The result shall be |
| A. | (812) 10 |
| B. | (-12) 10 |
| C. | (12) 10 |
| D. | (-812) 10 |
| Answer» B. (-12) 10 | |
| 8. |
The multiplicand register & multiplier register of a hardware circuit implementing booth s algorithm have (11101) & (1100). The result shall be ______. |
| A. | . (812)10 |
| B. | . (-12)10 |
| C. | . (12)10 |
| D. | . (-812)10 |
| Answer» B. . (-12)10 | |
| 9. |
The average time required to reach a storage location in memory and obtain its contents is called_____. |
| A. | . latency time. |
| B. | . access time. |
| C. | . turnaround time. |
| D. | . response time. |
| Answer» C. . turnaround time. | |
| 10. |
Memory address refers to the successive memory words and the machine is called as |
| A. | . word addressable |
| B. | . byte addressable |
| C. | . bit addressable |
| D. | . tera byte addressable |
| Answer» B. . byte addressable | |
| 11. |
The access time of memory is the time required for performing any single CPU operation. |
| A. | . longer than |
| B. | . shorter than |
| C. | . negligible than |
| D. | . same as |
| Answer» B. . shorter than | |
| 12. |
If memory access takes 20 ns with cache and 110 ns without it, then the ratio (cache uses a 10 ns memory) is _____. |
| A. | . 93% |
| B. | . 90% |
| C. | . 88% |
| D. | . 87% |
| Answer» C. . 88% | |
| 13. |
A complete microcomputer system consist of .. |
| A. | . microprocessor |
| B. | . memory |
| C. | . peripheral equipment |
| D. | . all of the above |
| Answer» E. | |
| 14. |
Then each word of cache memory shall be |
| A. | 11 bits |
| B. | 21 bits |
| C. | 16 bits |
| D. | 20 bits |
| Answer» D. 20 bits | |
| 15. |
Then each word of cache memory shall be_____. |
| A. | . 11 bits |
| B. | . 21 bits |
| C. | . 16 bits |
| D. | . 20 bits |
| Answer» D. . 20 bits | |
| 16. |
Generally Dynamic RAM is used as main memory in a computer system as it______. |
| A. | . consumes less power |
| B. | . has higher speed |
| C. | . has lower cell density |
| D. | . needs refreshing circuitry |
| Answer» C. . has lower cell density | |
| 17. |
A time sharing system imply |
| A. | . more than one processor in the system |
| B. | . more than one program in memory |
| C. | . more than one memory in the system |
| D. | . none of above |
| Answer» C. . more than one memory in the system | |
| 18. |
When CPU is executing a Program that is part of the Operating System, it is said to be in _____. |
| A. | . interrupt mode |
| B. | . system mode |
| C. | . half mode |
| D. | . simplex mode |
| Answer» C. . half mode | |
| 19. |
the number of cycles required for transfer stayed the same what would the bandwidth of the bus? |
| A. | . 1 megabyte/sec |
| B. | . 4 megabytes/sec |
| C. | . 8 megabytes/sec |
| D. | . 2 megabytes/sec |
| Answer» E. | |
| 20. |
rotational latency, and transfer time. Rotational latency refers to ______. |
| A. | . the time its takes for the platter to make a full rotation |
| B. | . the time it takes for the read-write head to move into position over the appropriate track |
| C. | . the time it takes for the platter to rotate the correct sector under the head |
| D. | . none of the above |
| Answer» B. . the time it takes for the read-write head to move into position over the appropriate track | |
| 21. |
If the value V(x) of the target operand is contained in the address field itself, the addressing mode is |
| A. | immediate. |
| B. | direct. |
| C. | indirect. |
| D. | implied. |
| Answer» C. indirect. | |
| 22. |
A floating point number that has a O in the MSB of mantissa is said to have_____. |
| A. | . overflow |
| B. | . underflow |
| C. | . important number |
| D. | . undefined |
| Answer» C. . important number | |
| 23. |
A pipeline is like .. |
| A. | . an automobile assembly line |
| B. | . house pipeline |
| C. | . both a and b |
| D. | . a gas line |
| Answer» B. . house pipeline | |
| 24. |
Self-contained sequence of instructions that performs a given computational task is called |
| A. | function |
| B. | procedure |
| C. | subroutine |
| D. | routine |
| Answer» B. procedure | |
| 25. |
A group of bits that tell the computer to perform a specific operation is known as____. |
| A. | . instruction code |
| B. | . micro-operation |
| C. | . accumulator |
| D. | . register |
| Answer» B. . micro-operation | |
| 26. |
The effective address in the relative address mode, when an instruction is read from the memory is |
| A. | 849. |
| B. | 850. |
| C. | 801. |
| D. | 802. |
| Answer» C. 801. | |
| 27. |
The branch logic that provides decision making capabilities in the control unit is known as |
| A. | . controlled transfer |
| B. | . conditional transfer |
| C. | . unconditional transfer |
| D. | . none of above |
| Answer» D. . none of above | |
| 28. |
in the external main memory are called |
| A. | data transfer instructions. |
| B. | program control instructions. |
| C. | input-output instructions. |
| D. | logical instructions. |
| Answer» B. program control instructions. | |
| 29. |
A collection of lines that connects several devices is called .. |
| A. | . bus |
| B. | . peripheral connection wires |
| C. | . both a and b |
| D. | . internal wires |
| Answer» B. . peripheral connection wires | |
| 30. |
The average time required to reach a storage location in memory and obtain its contents is called the _____. |
| A. | . seek time |
| B. | . turnaround time |
| C. | . access time |
| D. | . transfer time |
| Answer» D. . transfer time | |
| 31. |
The load instruction is mostly used to designate a transfer from memory to a processor register known as____. |
| A. | . accumulator |
| B. | . instruction register |
| C. | . program counter |
| D. | . memory address register |
| Answer» B. . instruction register | |
| 32. |
In signed-magnitude binary division, if the dividend is (11100)2 and divisor is (10011)2 then the result is ______. |
| A. | . (00100)2 |
| B. | . (10100)2 |
| C. | . (11001)2 |
| D. | . (01100)2 |
| Answer» C. . (11001)2 | |