

MCQOPTIONS
Saved Bookmarks
This section includes 131 Mcqs, each offering curated multiple-choice questions to sharpen your Cloud Computing knowledge and support exam preparation. Choose a topic below to get started.
101. |
Which directive must precede the directive: #pragma omp sections (not necessarily immediately)? |
A. | #pragma omp section |
B. | #pragma omp parallel |
C. | None |
D. | #pragma omp master |
Answer» B. #pragma omp parallel | |
102. |
The _______________ function when executed by a process other than 0 sendsits energy to process 0. |
A. | Out of work |
B. | No_work_left |
C. | zero-length message |
D. | request for work |
Answer» B. No_work_left | |
103. |
The ____________________ is a pointer to a block of memory allocated by theuser program and buffersize is its size in bytes. |
A. | tour data |
B. | node tasks |
C. | actual computation |
D. | buffer argument |
Answer» C. actual computation | |
104. |
How does the difference between the logical view and the reality ofparallel architectures affect parallelization? |
A. | Performance |
B. | Latency |
C. | Bandwidth |
D. | Accuracy |
Answer» B. Latency | |
105. |
The cost of stack splitting in the MPI implementation is quite high; in addition to the cost of the communication, the packing and unpacking is very ________________. |
A. | global least cost |
B. | time- consuming |
C. | expensive tours |
D. | shared stack |
Answer» C. expensive tours | |
106. |
Communication functions that involve all the processes in a communicatorare called ___________ |
A. | MPI_Get_count |
B. | collective communications |
C. | buffer the message |
D. | nonovertaking |
Answer» C. buffer the message | |
107. |
A minimum of _____ variable(s) is/are required to be shared betweenprocesses to solve the critical section problem. |
A. | one |
B. | two |
C. | three |
D. | four |
Answer» C. three | |
108. |
A processor performing fetch or decoding of different instruction duringthe execution of another instruction is called ______. |
A. | Direct interconnects |
B. | Indirect interconnects |
C. | Pipe-lining |
D. | Uniform Memory Access |
Answer» D. Uniform Memory Access | |
109. |
Alternative way of a snooping-based coherence protocol, is called a____________ |
A. | Write invalidate protocol |
B. | Snooping protocol |
C. | Directory protocol |
D. | Write update protocol |
Answer» D. Write update protocol | |
110. |
To avoid deadlock ____________ |
A. | there must be a fixed number of resources to allocate |
B. | resource allocation must be done only once |
C. | all deadlocked processes must be aborted |
D. | inversion technique can be used |
Answer» B. resource allocation must be done only once | |
111. |
A system has 3 processes sharing 4 resources. If each process needs amaximum of 2 units, then _____________ |
A. | Better system utilization |
B. | deadlock can never occur |
C. | Responsiveness |
D. | Faster execution |
Answer» C. Responsiveness | |
112. |
___________ are used for signaling among processes and can be readily usedto enforce a mutual exclusion discipline. |
A. | Semaphores |
B. | Messages |
C. | Monitors |
D. | Addressing |
Answer» B. Messages | |
113. |
Parallelizing the two n-body solvers using _______________ is very similar toparallelizing them using OpenMP. |
A. | thread‘s rank |
B. | function Loopschedule |
C. | Pthreads |
D. | loop variable |
Answer» D. loop variable | |
114. |
The function My_avail_tour count can simply return the ________ |
A. | Size of the process’ stack |
B. | Sub tree rooted at the partial tour |
C. | Cut-off length |
D. | None of the above |
Answer» B. Sub tree rooted at the partial tour | |
115. |
A ___________ is a script whose main purpose is to run some program. In thiscase, the program is the C compiler. |
A. | wrapper script |
B. | communication functions |
C. | wrapper simplifies |
D. | type definitions |
Answer» B. communication functions | |
116. |
When an instruction depends on the results of the previous instructions then |
A. | error occurs |
B. | software fault occurs |
C. | data dependency occurs |
D. | hardware fault occurs |
Answer» D. hardware fault occurs | |
117. |
Which of the following is not a stage of pipeline of a RISC processor? |
A. | read registers and decode the instructions |
B. | fetch instructions from registers |
C. | write result into a register |
D. | access an operand in data memory |
Answer» C. write result into a register | |
118. |
Which of the following is true about register windowing? |
A. | chips expose 32 registers to programmer |
B. | puts demands on multiplexers |
C. | puts enormous demands on register ports |
D. | all of the mentioned |
Answer» E. | |
119. |
The register window is used to point the number of physical registers is |
A. | infinite |
B. | that are currently used |
C. | finite |
D. | that are unused |
Answer» D. that are unused | |
120. |
The disadvantage of register windowing is |
A. | high speed |
B. | puts demands on multiplexers/register ports |
C. | consumes less cycles |
D. | doesn’t handle overflow/underflow |
Answer» E. | |
121. |
The reason for which the RISC processor goes to idle state(or stall) is |
A. | delay in reading information from memory |
B. | poor instruction set design |
C. | dependencies between instructions |
D. | all of the mentioned |
Answer» E. | |
122. |
The RISC processors that support variable length instructions are from |
A. | Intel |
B. | Motorola |
C. | AMD |
D. | Intel and Motorola |
Answer» E. | |
123. |
Which of the following is not true about RISC processors? |
A. | addressing modes are less |
B. | pipelining is key for high speed |
C. | microcoding is required |
D. | single machine cycle instructions |
Answer» D. single machine cycle instructions | |
124. |
The number of CPIs(Clock Per Instruction) for an instruction of RISC processors is |
A. | 0 |
B. | 1 |
C. | 2 |
D. | 3 |
Answer» C. 2 | |
125. |
The instructions that instruct the processor to make a decision about the next instruction to be executed are |
A. | data dependency instructions |
B. | branch instructions |
C. | control transfer instructions |
D. | none of the above |
Answer» C. control transfer instructions | |
126. |
The number of clockcycles that take to wait until the length of instruction is known in order to start decoding is |
A. | 0 |
B. | 1 |
C. | 2 |
D. | 3 |
Answer» B. 1 | |
127. |
The additional functionality that can be placed on the same chip of RISC is |
A. | memory management units |
B. | floating point units |
C. | memory management and floating point arithmetic units |
D. | RAM, ROM |
Answer» D. RAM, ROM | |
128. |
The advantage of RISC processors is |
A. | can operate at high clock frequency |
B. | shorter design cycle |
C. | simple and fast |
D. | all of the mentioned |
Answer» E. | |
129. |
_________ is a cloud computing service model in which hardware is virtualized in the cloud. |
A. | IaaS |
B. | CaaS |
C. | PaaS |
D. | None of the mentioned |
Answer» B. CaaS | |
130. |
_________ as a Service is a cloud computing infrastructure that creates a development environment upon which applications may be build. |
A. | Infrastructure |
B. | Service |
C. | Platform |
D. | All of the mentioned |
Answer» D. All of the mentioned | |
131. |
________ as a Service is a development environment that builds upon an existing cloud computing application infrastructure. |
A. | Software |
B. | Platform |
C. | Analytics |
D. | Compliance |
Answer» C. Analytics | |