The inputs in the PLD is given through ____________

• A. NAND gates
• B. OR gates
• C. NOR gates
• D. AND gates