1.

The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains

A. 01110
B. 00001
C. 00101
D. 00110
Answer» D. 00110


Discussion

No Comment Found