1.

The chip select access time for reading ROM contents is

A. the delay between application of proper chip select signal and the stable output address
B. the delay between the previous valid output data and the next change in address
C. the time for which the output data remains valid when the device is no longer selected
D. maximum time for which the valid address can be changed
Answer» B. the delay between the previous valid output data and the next change in address


Discussion

No Comment Found