1.

In a Positive edge triggered JK flip-flop, if J and K both are high then the output will be _______ on the rising edge of the clock.

A. No Change
B. Set
C. Reset
D. Toggle
Answer» E.


Discussion

No Comment Found