In a 3-input CMOS NAND gate, the substrate terminals of NMOS transistors are grounded (lowest potential available in the circuit) and the substrate terminals of PMOS transistors are connected to VDD (maximum positive potential available in the circuit). Which of the following transistors may suffer in this circuit from the body bias effect?

In a 3-input CMOS NAND gate, the substrate terminals of NMOS transisto

1.	In a 3-input CMOS NAND gate, the substrate terminals of NMOS transistors are grounded (lowest potential available in the circuit) and the substrate terminals of PMOS transistors are connected to VDD (maximum positive potential available in the circuit). Which of the following transistors may suffer in this circuit from the body bias effect?
A.	2 NMOS transistors
B.	2 PMOS transistors
C.	1 NMOS transistor
D.	1 PMOS transistor
Answer» B. 2 PMOS transistors