A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanos – McqOptions

MCQOPTIONS

1.	A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be
A.	120.4 microseconds
B.	160.5 microseconds
C.	165.5 microseconds
D.	590.0 microseconds
Answer» D. 590.0 microseconds

Discussion

No Comment Found

Related MCQs

Consider the following circuit. Which one of the following is true?
Identify which of the following prime implicant is not valid?
The following truth table represents the Boolean function
What is the minimum number of 2 – input NAND gates are required for realizing the following function?
Consider the following circuit composed of XOR gates and non-inverting buffers.
Consider the following circuit. Except the Buffers, no gate and no connecting lead is having the delay and All inputs and outputs of gates are zero initially. Consider the timining diagram X has made. How many changes does Y undergone?
The following diagram shows, which addressing mode?
Consider on (n+k) bit instruction with a k-bit opcode and single n-bit address. Then this instruction allows…………….. Operations and …………… addressable memory cells.?
Consider the combinational decoder, then find out the expression for the function.
Consider the following state table. What will be the minimum length of input required to table the machine into state ‘C’?